



Fast-track process development: using semiconductor platforms to accelerate semiconductor progress [Invited]

ZHIYUN XU,¹  JIN FENG LIM,¹  RUI CHEN,¹  KHOI PHUONG DAO,¹  BRIAN NELTNER,¹ DAVID BONO,¹ MARK POLKING,^{2,3} AND JUEJUN HU^{1,4}

¹*Department of Materials Science & Engineering, Massachusetts Institute of Technology, Cambridge, MA 02139, USA*

²*Lila Sciences, Cambridge, MA 02141, USA*

³*mpolking@lila.ai*

⁴*hujuejun@mit.edu*

Abstract: Semiconductor innovation is increasingly constrained by the complexity, cost, and time involved in developing and optimizing advanced manufacturing processes. Traditional R&D approaches anchored in sequential experimentation and tool-specific workflows create critical bottlenecks that impede progress across the full spectrum of semiconductor technologies, including deposition, patterning, etching, doping, and integration. In this perspective, we present a new paradigm: leveraging semiconductor platforms themselves as engines for accelerating their own advancement. We introduce the **EMPOWER** framework—**Expedited Manufacturing Process Optimization through Wafer-scale Experimentation**—which reimagines semiconductor wafers not as passive substrates, but as programmable experimental platforms enabling massively parallel process exploration. By embedding controlled process variability and integrated characterization directly into wafer-scale infrastructure, EMPOWER addresses long-standing bottlenecks in process optimization, expands the materials and methods accessible to backend integration, and opens new pathways toward agile, scalable, and sustainable semiconductor innovation. This perspective outlines how EMPOWER can transform semiconductor R&D into a self-reinforcing, high-throughput ecosystem, accelerating both the pace and scope of next-generation microfabrication.

© 2026 Optica Publishing Group under the terms of the [Optica Open Access Publishing Agreement](#)

1. Introduction

The relentless advancement of semiconductor technology hinges critically on rapid development and refinement of manufacturing processes. As device architectures evolve toward increasingly complex and heterogeneous systems encompassing logic, memory, photonics, and sensing functionalities, process development has emerged as a fundamental bottleneck constraining the innovation pipeline. New materials must simultaneously satisfy stringent performance criteria while maintaining compatibility with existing integration flows, thermal budgets, and foundry specifications. Concurrently, optimization of deposition, patterning, etching, doping, and annealing processes requires navigation of vast, multidimensional parameter spaces characterized by intricate interdependencies. Traditional sequential approaches to process iteration impose substantial demands on time, labor, and tool resources, particularly when conducted at full-wafer scales, creating inefficiencies that compound across the development cycle.

For instance, developing a thin-film deposition process for a novel material system typically requires systematic exploration of dozens of interdependent variables, including gas composition, pressure, substrate temperature, power levels, and temporal sequences. Each process condition must be validated through film growth and subsequently characterized using techniques such

as X-ray diffraction, ellipsometry, or electron microscopy. Even with modest parameter sets, this workflow can consume hundreds of wafers and hundreds of tool-hours, underscoring the substantial investment required for each integration effort. Industry analyses indicate that the complete development cycle for a new deposition material—from initial pathfinding and concept validation through device integration and manufacturing ramp-up—spans one to four and a half years, with one to three years typically required to achieve initial process integration alone [1]. This protracted timeline reflects the cumulative burden of iterative experimentation across each development phase, creating fundamental inefficiencies that limit the pace of semiconductor innovation.

Combinatorial experimentation has emerged as a promising approach to circumvent these bottlenecks. However, traditional combinatorial materials science has predominantly focused on compositional screening, employing co-deposition or spatial gradients to identify optimal multi-component systems [2]. By contrast, extending combinatorial strategies to encompass processing variables has remained comparatively underdeveloped. Notable demonstrations include using substrate temperature gradients to screen film deposition or annealing parameters [3–8], spatially varied ion implantation to synthesize nanostructures [9,10], and staged plasma exposure for etching optimization [11]. Yet these approaches rely on bulky, externally controlled instrumentation such as custom masks, scanned laser systems, or reconfigured plasma sources, which impose significant limitations on flexibility, scalability, and foundry compatibility.

On another front, recent developments in autonomous or self-driving laboratories have demonstrated promising advances in accelerating thin-film process development through closed-loop experimentation, *in situ* diagnostics, and machine learning-guided optimization [12–14]. However, these platforms typically require customized deposition tools, bespoke robotic infrastructure, or substantial retrofitting of existing systems, resulting in high cost and limited compatibility with standard semiconductor manufacturing environments. Moreover, despite their automation, most self-driving labs remain constrained by inherently serial experimental workflows, where process conditions are varied one sample at a time. As a result, throughput remains relatively low, and the cumulative time and resource burden associated with exploring high-dimensional process spaces remains significant.

Beyond the time and resource demands of process optimization, new material integration into semiconductor manufacturing faces formidable compatibility challenges. Even when a material exhibits compelling electronic, optical, or structural properties, its practical adoption is often hindered by constraints imposed by existing process flows—most notably, the backend thermal budget. In advanced complementary metal–oxide–semiconductor (CMOS) fabrication, backend-of-the-line (BEOL) integration imposes limits on thermal exposure to prevent degradation of interconnects and previously fabricated device layers. The allowable BEOL thermal budget typically ranges from ~350 to 450 °C, depending on the Cu/low-k stack design and associated reliability requirements. However, many emerging material systems such as ferroelectrics, magnetic oxides, and two-dimensional (2D) semiconductors require high-temperature growth or post-deposition annealing to realize their target properties. This mismatch can disqualify otherwise promising materials from practical deployment. Moreover, integration constraints extend beyond thermal limits to include plasma compatibility, contamination control, mechanical stress management, and conformality over complex topographies. These issues necessitate extensive process adaptation and often bespoke tool modifications, further impeding development timelines and reducing cross-platform compatibility prospects.

We introduce **EMPOWER** (**E**xpedited **M**anufacturing **P**rocess **O**ptimization through **W**afer-scale **E**xperimentation) as a paradigm to address both the complexity of process development and the barriers to material integration in semiconductor manufacturing. EMPOWER leverages the precision and scalability of semiconductor microsystems technology to transform wafers from passive substrates into active, programmable testbeds. By embedding spatially

addressable microstructures capable of locally modulating process conditions directly onto standard wafers, EMPOWER enables massively parallel and spatially localized experimentation within foundry-compatible infrastructure. Prior demonstrations using microfabricated resistive heaters (“microhotplates”) for combinatorial control of film growth temperatures represent early realizations of this concept [15–19]. The local processing capability is particularly critical for BEOL integration, as it allows high-temperature or otherwise incompatible steps to be confined to micrometer-scale regions, without violating global process constraints. Crucially, EMPOWER enables developers to evaluate new materials and processes in a form factor and operational context that are inherently compatible with existing toolsets and workflows. In doing so, it not only accelerates the optimization of complex process spaces but also opens a practical pathway for integrating previously inaccessible materials into advanced semiconductor platforms. In the following section, we detail the architectural and operational principles of this platform and outline how it enables a self-reinforcing, high-throughput ecosystem for semiconductor innovation.

2. Platform for parallel and localized process exploration

The EMPOWER framework is instantiated through the On-Wafer Lab (OWL), a wafer-scale experimental platform built on standard semiconductor foundry infrastructure. Unlike many emerging self-driving lab architectures that rely on highly customized and expensive instrumentation, OWL leverages lithographically defined microsystems that can be readily integrated with existing CMOS process flows and toolsets. This approach avoids the need for custom-built equipment or extensive retrofitting, offering a cost-effective and scalable solution for high-throughput experimentation. OWL transforms the wafer into a high-density array of programmable experimental units, each capable of locally modulating process parameters such as temperature, substrate bias, plasma excitation, or optical input. These independently addressable micro-environments enable simultaneous, spatially resolved exploration of large process parameter spaces on a single wafer. Following processing, material responses across the array can be characterized using high-throughput, spatially resolved techniques, converting a single wafer run into a rich combinatorial dataset. This architecture compresses weeks of serial experimentation and hundreds of wafer runs into one integrated workflow, substantially accelerating process optimization while remaining fully compatible with existing semiconductor manufacturing infrastructure.

The OWL platform is inherently versatile and broadly applicable across a wide range of semiconductor processes. Figure 1 depicts an embodiment of OWL applied to thin film deposition. Its modular, programmable architecture supports integration with diverse processing modalities, including various physical vapor deposition (PVD) and chemical vapor deposition (CVD) techniques. Beyond *in situ* parameter control during deposition, OWL enables localized post-deposition treatments such as thermal annealing, plasma exposure, and electric or magnetic field activation, facilitating process steps critical to phase transformation, stress engineering, crystallinity control, and interface tuning. The same infrastructure can be extended to plasma etching applications, where spatially resolved biasing, plasma or surface conditioning may enable combinatorial pattern transfer studies. Furthermore, OWL can be coupled with characterization techniques such as electron microscopy or scanning spectroscopy to perform high-throughput, *in situ* imaging or mapping of material transformations. In essence, OWL provides a universal, wafer-scale platform for accelerating development and integration of process technologies spanning the full semiconductor fabrication stack.

The OWL platform is designed to be fabricated using standard CMOS foundry processes, enabling seamless integration with existing semiconductor manufacturing infrastructure. Each pixel is engineered to independently modulate key process parameters through embedded microscale actuators and electrodes. Temperature control is achieved via lithographically patterned resistive micro-heaters, with either unipolar or PIN-configured doped silicon structures




Fig. 1. An embodiment of the OWL platform enabling high-throughput combinatorial exploration for thin film deposition process development

serving as efficient, CMOS-compatible heating elements. Substrate biasing and electric field modulation can be implemented by routing voltage signals through backend metal interconnects or doped Si electrodes. The multi-level metallization available in modern CMOS processes enables precise spatial patterning of fields and supports sophisticated control of three-dimensional electric and magnetic field distributions at the wafer surface, where magnetic fields can be introduced through patterned current loops or microcoils embedded in the backend stack [20,21]. Plasma environments can be locally generated by applying radio-frequency (RF) signals to exposed electrode structures, a technique demonstrated in microscale plasma sources for on-chip chemical processing [22,23]. Control of the pixels can be achieved through either external multichannel source meters or integrated on-wafer CMOS electronics, with potential for wireless actuation and data acquisition using inductive coupling or mm-wave communication schemes. This design flexibility allows OWL to be tailored to diverse experimental setups while maintaining compatibility with high-volume wafer-scale tools.

In addition to streamlining process development, the OWL platform directly addresses many of the integration constraints that currently limit the adoption of advanced materials in semiconductor manufacturing. Its ability to apply spatially localized processing allows high-temperature steps such as epitaxial growth, crystallization anneals or dopant activation to be confined to microscale regions, leaving the surrounding wafer at BEOL-compatible temperatures. This capability enables the backend integration of materials such as ferroelectrics and magnetic oxides, whose properties critically depend on high-temperature processing [24,25], while maintaining substrate temperatures within the global BEOL thermal budget—or even lower limits when required by more stringent integration constraints. Beyond thermal control, OWL also supports *in*

situ electric field application during deposition or annealing (poling), an emerging technique shown to influence phase formation and domain orientation in ferroelectric thin films [24]. Furthermore, OWL's architecture facilitates combinatorial plasma exposure, enabling local variation of plasma power and bias across the wafer to systematically screen process windows and assess plasma-material interactions. This approach can help resolve plasma compatibility issues that often emerge during the integration of 2D materials or low-k dielectrics [25,26]. In addition, OWL enables new modes of selective thin film growth, where localized heating [27–30] or plasma introduction can spatially induce precursor decomposition or adsorption, effectively eliminating the need for subsequent etch patterning.

3. Concept demonstration

To validate the feasibility and versatility of the OWL framework, we have fabricated and tested prototype platforms based on die-level chips diced from full wafers processed in standard CMOS foundries. These chip-scale implementations preserve the core architectural principles of OWL (such as lithographically defined, electrically addressable microstructures integrated into standard CMOS process stacks) while offering practical advantages for early-stage development and testing. While full wafer-scale integration remains the long-term goal, chip-level platforms serve as a critical steppingstone by enabling rapid prototyping, streamlined metrology, and compatibility with prototyping tools commonly used in academic and research settings. Moreover, in many advanced applications, chip-scale implementations are not merely transitional but functionally essential. For example, modules designed for massively parallel *in situ* transmission electron microscopy (TEM) must conform to the stringent spatial constraints of the sample chamber, rendering full-wafer formats infeasible. In such cases, OWL—functioning as a modular on-chip lab—provides localized process control and high-throughput experimentation within the physical limits of specialized instrumentation.

Figure 2 presents a chip-scale module for high-throughput screening of *in situ* film growth and post-deposition annealing temperatures. The chip contains a 2D array of individually addressable doped silicon microheaters fabricated on a silicon-on-insulator (SOI) wafer platform, mounted within a custom-designed ceramic carrier. Compared to prior implementations using refractory metal or polysilicon heaters [15–19], the SOI-based design offers several distinct advantages: compatibility with standard CMOS foundry processes, improved thermal stability with reduced susceptibility to resistance drift, mechanical deformation, or failure [31,32], enhanced temperature uniformity through inverse-designed doping profiles [33], and intrinsic compatibility with Si-based electronic and photonic components without introducing contamination or optical loss [34]. Electrical interfacing is achieved via a ribbon cable and vacuum feedthrough, which connect the chip to a custom-built microcontroller located outside the processing environment, enabling multichannel bias control. All components introduced into the chamber are certified to be high-vacuum compatible, ensuring seamless integration with standard deposition systems or vacuum/inert-atmosphere chambers. Beyond providing localized heating, the microheaters also function as real-time temperature sensors by leveraging the temperature dependence of their electrical resistance, enabling closed-loop feedback control. Raman thermometry was used to calibrate heater temperatures [35], and we validated stable operation of the heaters at temperatures exceeding 900 °C. The microheater platform enables high-temperature processing steps that would otherwise exceed BEOL thermal budgets, as we have demonstrated in a recent example involving magneto-optical garnet integration [36].

While the present demonstration focuses on thermal control, the underlying hardware architecture of the OWL platform is broadly extensible to other physical modalities. The modular multi-channel control system, vacuum-compatible construction, and foundry-processed microscale “pixel” structures provide a generic and scalable foundation for integrating localized




Fig. 2. Schematic and control architecture of a chip-scale OWL module for high-throughput thermal processing. (a) Design of a vacuum chamber integrating a ceramic-packaged microheater array chip with $300\ \mu\text{m}$ pitch size. Insets show the packaged chip and microheater array fabricated using CMOS-compatible processes. (b) Home-built control and measurement setup enabling independent biasing, actuation, and temperature readout of each microheater.

electric, magnetic, optical, and plasma control capabilities, thereby extending OWL's applicability well beyond thermal processing and enabling new frontiers in semiconductor processing.

4. Future outlook

The EMPOWER framework introduces a new class of tools for accelerating semiconductor process development and enabling the integration of emerging materials. Ongoing advances in AI-guided process optimization, automated control architectures, and physics-informed inverse modeling are expected to further enhance the EMPOWER platform, enabling more precise pixel engineering, closed-loop experimentation, and data-rich workflows that support broader adoption across both academic research and industrial manufacturing.

For photonic platforms, EMPOWER addresses persistent integration challenges associated with temperature-sensitive material systems, where thermal processing governs crystallinity, defect density, grain structure, and phase formation, and thereby sets device-level performance. In epitaxial or quasi-epitaxial systems such as III–V semiconductors integrated on silicon for on-chip lasers and ferroelectric BaTiO₃ thin films for high-speed electro-optic modulators, growth and annealing temperatures critically influence crystalline quality, interface defects, and strain relaxation, directly impacting optical gain, propagation loss, and modulation bandwidth. In contrast, many functional oxides relevant to photonics, including transparent conducting oxides used as active electrodes or epsilon-near-zero (ENZ) media [37,38] and magneto-optical garnets such as Bi-substituted iron garnets for nonreciprocal components form polycrystalline films [34,36], where phase purity, grain size, and texture depend sensitively on thermal history and often evolve within narrow processing windows. EMPOWER enables rapid, parallel exploration of these thermally defined process spaces, allowing optimal recipes to be identified efficiently across diverse photonic materials, with localized high-temperature access providing the additional benefit of compatibility with existing backend integration constraints. An exciting future direction for the EMPOWER framework lies in its integration with AI-driven and automated experimentation workflows [39,40]. One of the most persistent bottlenecks in applying machine learning to semiconductor process development is the scarcity of high-quality, high-dimensional experimental datasets [41]. While advanced algorithms offer significant promise for guiding process optimization, their performance is fundamentally constrained by the volume, diversity, and fidelity of the data they are trained on. Conventional foundry fabrication workflows produce sparse datasets due to the cost and time of sequential process runs, compounded by tool availability and limited wafer throughput. In contrast, OWL enables the generation of rich datasets by systematically varying process parameters across thousands of spatially addressable micro-environments on a single chip or wafer. This inherently parallelized approach not only accelerates data acquisition but also enhances statistical robustness, facilitating the development of more predictive and generalizable AI models. EMPOWER also allows AI models to make connections between final properties and processing conditions, which are often just as important, if not more so, than the intrinsic properties of the materials. Moreover, because each data point is obtained under tightly controlled, localized conditions using industry-standard substrates, the resulting datasets are ideally suited for use in multimodal learning frameworks and digital twin platforms. As AI models continue to evolve, OWL-based platforms may serve as foundational infrastructure for closed-loop, autonomous process development pipelines.

Another promising direction for future development lies in the application of advanced inverse design algorithms to optimize the physical architectures of OWL pixels across multiple domains. The ability to independently control temperature, electric and magnetic fields, plasma exposure, and optical excitation within microscale environments presents a complex, high-dimensional design challenge, one that traditional parameter sweeps or heuristic tuning struggle to address efficiently. Inverse design offers a powerful alternative by enabling designers to define desired

spatial distributions or performance targets and then computationally discover viable pixel geometries that meet those specifications. This approach not only accelerates the design cycle but also reveals the fundamental limits of achievable configurations under given fabrication constraints. Recent work has demonstrated inverse-designed microheaters with tailored thermal profiles [33], and similar strategies can be extended to engineer localized electric field gradients, magnetic actuation profiles, and even microplasma confinement. Such co-design approaches are particularly attractive for materials with intrinsic polarization or magnetization, such as ferroelectric BaTiO₃ or magneto-optical materials, where coupled control of thermal, electric, or magnetic fields can directly influence domain structure and functional response. As these algorithms grow more sophisticated and physics-aware, they are expected to play a central role in maximizing the precision, flexibility, and functional density of future OWL implementations.

Beyond accelerating conventional process development, the spatially controlled microenvironments enabled by the OWL framework offer a unique opportunity to unlock entirely new classes of material processing techniques, many of which have traditionally required complex, dedicated instrumentation. For instance, OWL's ability to generate localized spatial or temporal thermal gradients can enable seeded (pseudo-)single-crystal growth, as demonstrated in GeSn alloys and oxide glasses under carefully tuned heat treatment [42,43]. The platform also lends itself naturally to techniques such as zone melting and directional solidification, where localized heating elements can be dynamically actuated to guide solid-liquid interfaces with sub-millimeter precision. The capacity to independently modulate local thermal or plasma activation conditions further opens the door to selective area deposition of multilayer films with varied layer sequences across a single substrate without complex masking. Such a capability, for example, enables simultaneous fabrication of two-dimensional material heterostructures such as MoS₂/WS₂, MoSe₂/WSe₂, and graphene/transition metal dichalcogenides, which underpin waveguide-integrated photodetectors, electro-absorption modulators, and nonlinear optical elements [44–46]. Moreover, the extremely low thermal mass and short thermal decay times of microheaters make OWL ideally suited for implementing rapid thermal annealing or quenching protocols, potentially enabling metastable phase formation or defect engineering with nanosecond-level thermal control. The application of intense local electric or magnetic fields, which can be orders of magnitude higher than those attainable with conventional macroscopic equipment, also enables new modalities in field-directed growth, particularly for ferroelectric and magnetic materials where domain structure and orientation are field-sensitive. Together, these capabilities point to a future in which OWL not only expedites established fabrication workflows, but also enables fundamentally new processing science, previously inaccessible due to the limitations of traditional instrumentation.

Moving forward, the same principles that underpin EMPOWER point to a broader paradigm shift: harnessing advanced semiconductor microsystem technologies to empower the development of semiconductor technologies themselves. This self-reinforcing approach positions EMPOWER as a foundational platform for next-generation semiconductor technology innovations.

Funding. National Science Foundation (2328839).

Acknowledgement. Funding support is provided by the National Science Foundation under Award 2328839. J. F. Lim is thankful for the support from the CN Yang Scholars Programme at Nanyang Technological University.

Disclosures. The authors declare no conflicts of interest.

References

1. "Developing Advanced Deposition Materials: A Recipe for Success," <https://blog.entegris.com/developing-advanced-deposition-materials-a-recipe-for-success>.
2. A. Ludwig, "Discovery of new materials using combinatorial synthesis and high-throughput characterization of thin-film materials libraries combined with computational methods," *NPJ Comput. Mater.* **5**(1), 70 (2019).
3. R. T. Bell, A. G. Jacobs, V. C. Sorg, *et al.*, "Lateral Temperature-Gradient Method for High-Throughput Characterization of Material Processing by Millisecond Laser Annealing," *ACS Comb. Sci.* **18**(9), 548–558 (2016).
4. N. Zakay, L. Lombardo, N. Maman, *et al.*, "A Combinatorial Approach for the Solution Deposition of Thin Films," *ACS Appl. Eng. Mater.* **1**(5), 1367–1374 (2023).

5. H. Stein, D. Naujoks, D. Grochla, *et al.*, "A structure zone diagram obtained by simultaneous deposition on a novel step heater: A case study for Cu₂O thin films," *Physica Status Solidi (a)* **212**(12), 2798–2804 (2015).
6. C. J. Metting, J. K. Bunn, J. Fadimba, *et al.*, "Note: A simple thermal gradient annealing unit for the treatment of thin films," *Rev. Sci. Instrum.* **84**(3), 036111 (2013).
7. J. C. Meredith, A. P. Smith, A. Karim, *et al.*, "Combinatorial materials science for polymer thin-film dewetting," *Macromolecules* **33**(26), 9747–9756 (2000).
8. X. D. Zhang, Y. Zhao, F. Zhu, *et al.*, "A combinatorial analysis of deposition parameters and substrates on performance of μ -Si:H thin films by VHF-PECVD," *Appl. Surf. Sci.* **245**(1–4), 1–5 (2005).
9. I. Großhans, H. Karl, and B. Stritzker, "Combinatorial ion implantation – a smart technique applied to synthesize CdSe-nanocrystals," *Nucl. Instrum. Methods Phys. Res., Sect. B* **216**, 396–401 (2004).
10. H. Karl, I. Großhans, and B. Stritzker, "Combinatorial ion beam synthesis of semiconductor nanoclusters," *Meas. Sci. Technol.* **16**(1), 32–40 (2005).
11. C. S. Moon, K. Takeda, M. Sekine, *et al.*, "Combinatorial plasma etching process," *Appl. Phys. Express* **2**(9), 096001 (2009).
12. S. B. Harris, A. Biswas, S. J. Yun, *et al.*, "Autonomous Synthesis of Thin Film Materials with Pulsed Laser Deposition Enabled by In Situ Spectroscopy and Automation," *Small Methods* **8**(9), 2301763 (2024).
13. T. C. Kaspar, S. Akers, H. W. Sprueill, *et al.*, "Machine-learning-enabled on-the-fly analysis of RHEED patterns during thin film deposition by molecular beam epitaxy," *J. Vac. Sci. Technol., A* **43**(3), 32702 (2025).
14. B. P. MacLeod, F. G. L. Parlani, T. D. Morrissey, *et al.*, "Self-driving laboratory for accelerated discovery of thin-film materials," *Sci. Adv.* **6**(20), aaz8867 (2020).
15. C. J. Taylor, R. E. Cavicchi, C. B. Montgomery, *et al.*, "A microarray approach for optimizing localized deposition of carbon nanotubes using microhotplate arrays," *Nanotechnology* **15**(1), 62–65 (2004).
16. S. Hamann, M. Ehmann, S. Thienhaus, *et al.*, "Micro-hotplates for high-throughput thin film processing and in situ phase transformation characterization," *Sensors and Actuators A: Physical* **147**(2), 576–582 (2008).
17. D. L. Lahr, J. L. Hertz, and S. Semancik, "A combinatorial study of thin-film process variables using microhotplates," *J. Microelectromech. Syst.* **19**(2), 239–245 (2010).
18. R. Meyer, S. Hamann, M. Ehmann, *et al.*, "Microgradient-heaters as tools for high-throughput experimentation," *ACS Comb. Sci.* **14**(10), 531–536 (2012).
19. J. L. Hertz, D. L. Lahr, and S. Semancik, "Combinatorial characterization of chemiresistive films using microhotplates," *IEEE Sens. J.* **12**(5), 1459–1460 (2012).
20. O. Florescu, K. Wang, P. Au, *et al.*, "On-chip magnetic separation of superparamagnetic beads for integrated molecular analysis," *J. Appl. Phys.* **107**(5), 054702 (2010).
21. N. Sturcken, R. Davies, H. Wu, *et al.*, "Magnetic thin-film inductors for monolithic integration with CMOS," in *Technical Digest - International Electron Devices Meeting, IEDM* (Institute of Electrical and Electronics Engineers Inc., 2015), 2016-February, pp. 11.4.1-11.4.4.
22. K. H. Becker, K. H. Schoenbach, and J. G. Eden, "Microplasmas and applications," *J. Phys. D: Appl. Phys.* **39**(3), R55–R70 (2006).
23. W. H. Chiang, D. Mariotti, R. M. Sankaran, *et al.*, "Microplasmas for Advanced Materials and Devices," *Adv. Mater.* **32**(18), 1905508 (2020).
24. S. Nittayakasetwat, H. Momiyama, and K. Kita, "Structural distortion in ferroelectric HfO₂ – The factor that determines electric field-induced phase transformation," *Solid-State Electron.* **204**, 108639 (2023).
25. H. Lin, Y. Song, Y. Huang, *et al.*, "Chalcogenide glass-on-graphene photonics," *Nat. Photonics* **11**(12), 798–805 (2017).
26. J. Bao, H. Shi, J. Liu, *et al.*, "Mechanistic study of plasma damage of low k dielectric surfaces," *J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.–Process., Meas., Phenom.* **26**(1), 219–226 (2008).
27. R. E. Cavicchi, J. S. Suehle, K. G. Kreider, *et al.*, "Growth of SnO₂ films on micromachined hotplates," *Appl. Phys. Lett.* **66**(7), 812–814 (1995).
28. S. Majoo, J. W. Schwank, J. L. Gland, *et al.*, "A Selected-Area CVD Method for Deposition of Sensing Films on Monolithically Integrated Gas Detectors," *IEEE Electron Device Lett.* **16**(6), 217–219 (1995).
29. R. E. Cavicchi, S. Semancik, F. DiMeo, *et al.*, "Use of microhotplates in the controlled growth and characterization of metal oxides for chemical sensing," *J. Electroceram.* **9**(3), 155–164 (2002).
30. M. S. Haque, K. B. K. Teo, N. L. Rupensinghe, *et al.*, "On-chip deposition of carbon nanotubes using CMOS microhotplates," *Nanotechnology* **19**(2), 025607 (2008).
31. M. Ehmann, P. Ruther, M. Von Arx, *et al.*, "Operation and short-term drift of polysilicon-heated CMOS microstructures at temperatures up to 1200 K," *J. Micromech. Microeng.* **11**(4), 397–401 (2001).
32. Y. W. Lai, N. Koukourakis, N. C. Gerhardt, *et al.*, "Integrity of micro-hotplates during high-temperature operation monitored by digital holographic microscopy," *J. Microelectromech. Syst.* **19**(5), 1175–1179 (2010).
33. K. P. Dao and J. Hu, "Thermal inverse design for resistive micro-heaters," *J. Appl. Phys.* **136**(22), 225101 (2024).
34. K. P. Dao, J. M. Chavez, K. Hayashi, *et al.*, "Low-thermal-budget monolithic integration of optical isolators for silicon photonics," in *SPIE Proc. (SPIE, 2025)*, 13369, p. 133690 G.
35. S. A. Vitale, P. Miller, P. Robinson, *et al.*, "Phase Transformation and Switching Behavior of Magnetron Plasma Sputtered Ge₂Sb₂Se₄Te," *Adv. Photonics Res.* **3**(10), 2200202 (2022).

36. K. Hayashi, K. P. Dao, M. J. Gross, *et al.*, “Magneto-Optical Bi-Substituted Yttrium and Terbium Iron Garnets for On-Chip Crystallization via Microheaters,” *Adv. Opt. Mater.* **12**(25), 2400708 (2024).
37. T. Minami, “Transparent conducting oxide semiconductors for transparent electrodes,” *Semicond. Sci. Technol.* **20**(4), S35–S44 (2005).
38. Y. Gui, B. M. Nouri, M. Miscuglio, *et al.*, “100 GHz micrometer-compact broadband monolithic ITO Mach–Zehnder interferometer modulator enabling 3500 times higher packing density,” *Nanophotonics* **11**(17), 4001–4009 (2022).
39. A. Angelopoulos, J. F. Cahoon, and R. Alterovitz, “Transforming science labs into automated factories of discovery,” *Sci. Robot.* **9**(95), 6991 (2024).
40. J. M. Gregoire, L. Zhou, and J. A. Haber, “Combinatorial synthesis for AI-driven materials discovery,” *Nat. Synth.* **2**(6), 493–504 (2023).
41. K. J. Kanarik, W. T. Osowiecki, Y. J. Lu, *et al.*, “Human–machine collaboration for improving semiconductor process development,” *Nature* **616**(7958), 707–711 (2023).
42. H. Li, J. Brouillet, X. Wang, *et al.*, “Pseudo single crystal, direct-band-gap Ge_{0.89}Sn_{0.11} on amorphous dielectric layers towards monolithic 3D photonic integration,” *Appl. Phys. Lett.* **105**(20), 201107 (2014).
43. S. D. McAnany, K. Veenhuizen, D. A. Nolan, *et al.*, “Challenges of Laser-Induced Single-Crystal Growth in Glass: Incongruent Matrix Composition and Laser Scanning Rate,” *Cryst. Growth Des.* **19**(8), 4489–4497 (2019).
44. X. Wang, Z. Cheng, K. Xu, *et al.*, “High-responsivity graphene/silicon-heterostructure waveguide photodetectors,” *Nat. Photonics* **7**(11), 888–891 (2013).
45. M. Liu, X. Yin, E. Ulin-Avila, *et al.*, “A graphene-based broadband optical modulator,” *Nature* **474**(7349), 64–67 (2011).
46. B. Yao, S. W. Huang, Y. Liu, *et al.*, “Gate-tunable frequency combs in graphene-nitride microresonators,” *Nature* **558**(7710), 410–414 (2018).